Please use this identifier to cite or link to this item:
https://open.uns.ac.rs/handle/123456789/392
Title: | Computation of Pinched Hysteresis Loop Area from Memristance-vs-State Map | Authors: | Juhas, Anamarija Dautović, Staniša |
Issue Date: | 1-Apr-2019 | Journal: | IEEE Transactions on Circuits and Systems II: Express Briefs | Abstract: | © 2004-2012 IEEE. The voltage-current characteristic of memristor driven by sinusoidal signal has the shape of hysteresis loop pinched at the origin. The lobe area of the hysteresis loop has been computed so far either from the voltage-current plane for all types of memristors or from the constitutive relation in the flux-charge plane of ideal memristor. In this brief, we provide an alternative approach in computing the lobe area from the memristance-versus-state map of ideal and ideal generic memristors driven by sinusoidal or periodic continuous piecewise linear signal with zero dc component. The applicability of the proposed approach is demonstrated through a number of examples. | URI: | https://open.uns.ac.rs/handle/123456789/392 | ISSN: | 15497747 | DOI: | 10.1109/TCSII.2018.2868384 |
Appears in Collections: | FTN Publikacije/Publications |
Show full item record
SCOPUSTM
Citations
2
checked on Apr 29, 2023
Page view(s)
21
Last Week
7
7
Last month
0
0
checked on May 10, 2024
Google ScholarTM
Check
Altmetric
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.