Please use this identifier to cite or link to this item:
https://open.uns.ac.rs/handle/123456789/5943
Title: | Hardware acceleration of homogeneous and heterogeneous ensemble classifiers | Authors: | Vranjković, Vuk Struharik, Rastislav Novak L. |
Issue Date: | 1-Nov-2015 | Journal: | Microprocessors and Microsystems | Abstract: | © 2015 Elsevier B.V. All rights reserved. In this paper a universal reconfigurable computing architecture for hardware implementation of homogeneous and heterogeneous ensemble classifiers composed from decision trees (DTs), artificial neural networks (ANNs), and support vector machines (SVMs) is proposed. The following types of ensemble classifiers have been implemented in FPGA using proposed architecture: homogeneous ensemble classifiers composed from two versions of DT (Functional DT and Axis-Parallel DT), two versions of SVM (with polynomial and radial kernel) and two versions of ANN (Multilayer Perceptron ANN and Radial Basis ANN) machine learning predictive models, as well as a number of types of heterogeneous ensemble classifiers composed of a mixtures of DTs, SVMs and ANNs. Comparison of the FPGA implementation of REC architecture with standard WEKA software implementation suggests that proposed hardware architecture offers substantial speed-ups for all types of considered machine learning ensemble classifiers, ranging from 102 to 105 times. | URI: | https://open.uns.ac.rs/handle/123456789/5943 | ISSN: | 1419331 | DOI: | 10.1016/j.micpro.2015.10.005 |
Appears in Collections: | FTN Publikacije/Publications |
Show full item record
SCOPUSTM
Citations
7
checked on May 10, 2024
Page view(s)
17
Last Week
7
7
Last month
0
0
checked on May 10, 2024
Google ScholarTM
Check
Altmetric
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.