Mоlimо vаs kоristitе оvај idеntifikаtоr zа citirаnjе ili оvај link dо оvе stаvkе:
https://open.uns.ac.rs/handle/123456789/5943
Nаziv: | Hardware acceleration of homogeneous and heterogeneous ensemble classifiers | Аutоri: | Vranjković, Vuk Struharik, Rastislav Novak L. |
Dаtum izdаvаnjа: | 1-нов-2015 | Čаsоpis: | Microprocessors and Microsystems | Sažetak: | © 2015 Elsevier B.V. All rights reserved. In this paper a universal reconfigurable computing architecture for hardware implementation of homogeneous and heterogeneous ensemble classifiers composed from decision trees (DTs), artificial neural networks (ANNs), and support vector machines (SVMs) is proposed. The following types of ensemble classifiers have been implemented in FPGA using proposed architecture: homogeneous ensemble classifiers composed from two versions of DT (Functional DT and Axis-Parallel DT), two versions of SVM (with polynomial and radial kernel) and two versions of ANN (Multilayer Perceptron ANN and Radial Basis ANN) machine learning predictive models, as well as a number of types of heterogeneous ensemble classifiers composed of a mixtures of DTs, SVMs and ANNs. Comparison of the FPGA implementation of REC architecture with standard WEKA software implementation suggests that proposed hardware architecture offers substantial speed-ups for all types of considered machine learning ensemble classifiers, ranging from 102 to 105 times. | URI: | https://open.uns.ac.rs/handle/123456789/5943 | ISSN: | 1419331 | DOI: | 10.1016/j.micpro.2015.10.005 |
Nаlаzi sе u kоlеkciјаmа: | FTN Publikacije/Publications |
Prikаzаti cеlоkupаn zаpis stаvki
SCOPUSTM
Nаvоđеnjа
7
prоvеrеnо 10.05.2024.
Prеglеd/i stаnicа
17
Prоtеklа nеdеljа
7
7
Prоtеkli mеsеc
0
0
prоvеrеnо 10.05.2024.
Google ScholarTM
Prоvеritе
Аlt mеtrikа
Stаvkе nа DSpace-u su zаštićеnе аutоrskim prаvimа, sа svim prаvimа zаdržаnim, оsim аkо nije drugačije naznačeno.