Молимо вас користите овај идентификатор за цитирање или овај линк до ове ставке:
https://open.uns.ac.rs/handle/123456789/5298
Назив: | Decision tree ensemble hardware accelerators for embedded applications | Аутори: | Struharik, Rastislav | Датум издавања: | 10-нов-2015 | Часопис: | SISY 2015 - IEEE 13th International Symposium on Intelligent Systems and Informatics, Proceedings | Сажетак: | © 2015 IEEE. This paper presents four different architectures for the hardware acceleration of axis-parallel, oblique and non-linear decision tree ensemble classifier systems. Hardware architectures for the implementation of a number of ensemble combination rules are also presented. The proposed architectures are optimized for size, making them particularly interesting for embedded applications where the size of the system is critical constraint. Proposed architectures are suitable for the implementation using FPGA and ASIC technology. Experiment results obtained using 29 datasets from the standard UCI Machine Learning Repository database suggest that the FPGA implementations offer significant improvement in the classification time in comparison with the pure software implementations. | URI: | https://open.uns.ac.rs/handle/123456789/5298 | ISBN: | 9781467393881 | DOI: | 10.1109/SISY.2015.7325359 |
Налази се у колекцијама: | FTN Publikacije/Publications |
Приказати целокупан запис ставки
SCOPUSTM
Навођења
17
проверено 03.05.2024.
Преглед/и станица
19
Протекла недеља
8
8
Протекли месец
0
0
проверено 10.05.2024.
Google ScholarTM
Проверите
Алт метрика
Ставке на DSpace-у су заштићене ауторским правима, са свим правима задржаним, осим ако није другачије назначено.