Please use this identifier to cite or link to this item:
https://open.uns.ac.rs/handle/123456789/1728
Title: | Class AB base-band amplifier design with body biasing in 28nm UTBB FD-SOI CMOS | Authors: | Videnović-Mišić, Mirjana Cathelin P. Cathelin A. Nikolić, Borivoje |
Issue Date: | 7-Mar-2018 | Journal: | 2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017 | Abstract: | © 2017 IEEE. Body bias in UTBB FD-SOI CMOS technology provides an opportunity for circuit complexity reduction with optimized performance and power. The amplifier typically used in radio basebands is often tedious to optimize in low-voltage bulk CMOS. This paper presents a class AB amplifier with biasing circuit applied at the highly efficient back gate. Presented approach reduces circuit complexity and removes bias circuit loading from the signal path. The simulated results are carried in the 28nm FDSOI CMOS technology from STMicroelectronics, and demonstrate significant power reduction and full compensation of current and transconductance process variations through body biasing technique. | URI: | https://open.uns.ac.rs/handle/123456789/1728 | ISBN: | 9781538637654 | DOI: | 10.1109/S3S.2017.8309227 |
Appears in Collections: | FTN Publikacije/Publications |
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.