Mоlimо vаs kоristitе оvај idеntifikаtоr zа citirаnjе ili оvај link dо оvе stаvkе:
https://open.uns.ac.rs/handle/123456789/14393
Nаziv: | Intellectual property core implementation of decision trees | Аutоri: | Struharik, Rastislav Novak L. |
Dаtum izdаvаnjа: | 20-апр-2009 | Čаsоpis: | IET Computers and Digital Techniques | Sažetak: | Several soft intellectual property (IP) core implementations of decision trees (axis-parallel, oblique and nonlinear) based on the concept of universal node (UN) and sequence of UNs are presented. Proposed IP cores are suitable for implementation in both field programmable gate arrays and application specific integrated circuits. Developed IP cores can be easily customised in order to fit a wide variety of application requirements, fulfilling their role as general purpose building blocks for SoC designs. Experimental results obtained on 23 data sets of standard UCI machine learning repository database suggest that the proposed architecture based on the sequence of UNs requires on average 56 less hardware resources compared with previously proposed architectures, having the same throughput. © The Institution of Engineering and Technology 2009. | URI: | https://open.uns.ac.rs/handle/123456789/14393 | ISSN: | 17518601 | DOI: | 10.1049/iet-cdt.2008.0055 |
Nаlаzi sе u kоlеkciјаmа: | FTN Publikacije/Publications |
Prikаzаti cеlоkupаn zаpis stаvki
SCOPUSTM
Nаvоđеnjа
12
prоvеrеnо 10.05.2024.
Prеglеd/i stаnicа
29
Prоtеklа nеdеljа
9
9
Prоtеkli mеsеc
0
0
prоvеrеnо 10.05.2024.
Google ScholarTM
Prоvеritе
Аlt mеtrikа
Stаvkе nа DSpace-u su zаštićеnе аutоrskim prаvimа, sа svim prаvimа zаdržаnim, оsim аkо nije drugačije naznačeno.