Please use this identifier to cite or link to this item:
https://open.uns.ac.rs/handle/123456789/12533
Title: | Numerical analysis of DGMOSFET 1/f noise under different bias conditions | Authors: | Videnović-Mišić M. Jevtić, Marija |
Issue Date: | 1-Dec-2005 | Journal: | EUROCON 2005 - The International Conference on Computer as a Tool | Abstract: | In this paper ID VDS characteristics and numerical analysis of 1/f noise for DGMOSFET and its transistors are presented. A model of DGMOSFET noise analysis based on small signal noise equivalent circuits is proposed. Using this model we have calculated the weighting factors that describe participation of source and drain transistor noises in total noise. It is found that DGMOSFET 1/f noise is lower than noise of the first (source) and second (drain) transistors if the first transistor is in linear or partially non-linear regions. Moreover, resultant DGMOSFET noise is lower than source transistor noise under all bias conditions. If source and drain transistors are in non-linear and/or saturation regimes, the source transistor dominantly influences DGMOSFET noise. ©2005 IEEE. | URI: | https://open.uns.ac.rs/handle/123456789/12533 | ISBN: | 142440049X |
Appears in Collections: | MDF Publikacije/Publications |
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.